This course tackles the most sophisticated aspects of the Vivado™ Design Suite and Xilinx hardware. Learn to utilize advanced static timing analysis and apply timing constraints for source-synchronous and system-synchronous interfaces. Utilize floorplanning techniques to improve design performance and use Tcl scripting in both the project-based and non-project batch design flows.
Advanced Tools and Techniques of the Vivado Design Suite 162.21 KB